Design 8-bit shift register (with D-flip-flop)) using Verilog | lab 13 | Intro. to Logic - YouTube
GitHub - DebanganaMukherjee/iiitb_usr: This project analyses and simulates the operations of a 4-bit Universal Shift Register. The Register can take data and control inputs from the user and execute data operations according