GitHub - DebanganaMukherjee/iiitb_usr: This project analyses and simulates the operations of a 4-bit Universal Shift Register. The Register can take data and control inputs from the user and execute data operations according
Tutorial 33: Verilog code of Serial In parallel Out Shift Register || #SIPO @knowledgeunlimited - YouTube